
Wednesday, November 7, 2018 2:04 PM



2 Single-Cycle Datapath

Fill out the following table with the control signals for each instruction based on 1.2 the datapath on the previous page. Wherever possible, use * to indicate that what this signal is does not matter.

2 Single-Cycle Datapath													
Fill out the following table with the control signals for each instruction based on the datapath on the previous page. Wherever possible, use * to indicate that what													
the datapath on the previous page. Wherever possible, use * to indicate that what													
this signal is does not matter.													
	BrEq	BrLT	PCSel	ImmSel	BrUn	ASel	BSel	ALUSel	MemRW	RegWEn	WBSel		
add	*	*	0	×	¥	0	0	odd	0	1	l		
lw			_			_		- 1.1	1		*		
sw	X	*	O	3	*	0	1	add	(4		
beq jal	%	¥	,	IT	*	1	í	add	0	(\bigcirc		
bltu	4 ×	×	1		~~		l	00.0					

Clocking Methodology 1.3

- A state element is an element connected to the clock (denoted by a triangle at the bottom). The input signal to each state element must stabilize before each rising edge.
- The critical path is the longest delay path between state elements in the circuit. If we place registers in the critical path, we can shorten the period by reducing the amount of logic between registers.

For this exercise, assume the delay for each stage in the datapath is as follows:

IF: 200 ps

ID: 100 ps

EX: 200 ps

MEM: 200 ps WB: 100 ps

(a) Mark the stages of the datapath that the following instructions use and calculate the total time needed to execute the instruction.

	IF	ID	$\mathbf{E}\mathbf{X}$	MEM	WB	Total Time
add	X	X	X		Х	600 ps
lw	X	X	X	X	×	600 95
$\frac{\mathrm{sw}}{\mathrm{beq}}$	X	X	X	X		766
jal bltu	×	×	×		×	600


(b) Which instruction(s) exercise the critical path?


(c) What is the fastest you could clock this single cycle datapath?


1/800,5 = 1.25 GHz

- (d) Why is the single cycle datapath inefficient? \\
- (e) How can you improve its performance? What is the purpose of pipelining?

mult mst. at one time







Control Logic