

CS 61C

Fall 2018


Logic and State

Discussion 10: October 29, 2018

1 Boolean Logic

In digital electronics, it is often important to get certain outputs based on your inputs, as laid out by a truth table. Truth tables map directly to Boolean expressions, and Boolean expressions map directly to logic gates. However, in order to minimize the number of logic gates needed to implement a circuit, it is often useful to simplify long Boolean expressions.

We can simplify expressions using the nine key laws of Boolean algebra:

Name	AND Form	OR form
Commutative	$AB = BA$	$A + B = B + A$
Associative	$AB(C) = A(BC)$	$A + (B + C) = (A + B) + C$
Identity	$1A = A$	$0 + A = A$
Null	<u>$0A = 0$</u>	<u>$1 + A = 1$</u>
Absorption	$A(A + B) = A$	$A + AB = A$
Distributive	$(A + B)(A + C) = A + BC$	$A(B + C) = AB + AC$
Idempotent	$A(A) = A$	$A + A = A$
Inverse	$A(\bar{A}) = 0$	$A + \bar{A} = 1$ 
Demorgan's	<u>$\overline{AB} = \bar{A} + \bar{B}$</u>	<u>$\overline{A + B} = \bar{A}\bar{B}$</u>

1.1 Simplify the following Boolean expressions:

(a) $(A + B)(A + \bar{B})C$

$\underbrace{(A + B)(A + \bar{B})}_A \cdot C \Rightarrow AC$

$(A + B)(A + \bar{B})$
 $AA + A\bar{B} + BA + B\bar{B}$
 $A + A(\bar{B} + B) + 0$
 $1 \Rightarrow A + A = A$


(b) $\bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + ABC + A\bar{B}C$

(c) $\overline{A(\bar{B}C + BC)}$

$$\begin{aligned}
 (d) \quad \bar{A}(A+B) + (B+AA)(A+\bar{B}) &= \underbrace{\bar{A}A}_0 + \bar{A}B + \underbrace{(B+A)(A+\bar{B})}_A \\
 &= \bar{A}B + A = A+B
 \end{aligned}$$


2 State Intro

There are two basic types of circuits: combinational logic circuits and state elements. **Combinational logic** circuits simply change based on their inputs after whatever propagation delay is associated with them. For example, if an AND gate (pictured below) has an associated propagation delay of 5ns, its output will change based on its input as follows:




You should notice that the output of this AND gate always changes 5ns after its inputs change.

State elements, on the other hand, can *remember* their inputs even after the inputs change. State elements change value based on a clock signal. A rising edge-triggered register, for example, samples its input at the rising edge of the clock (when the clock signal goes from 0 to 1).



You'll notice that the value of the output in the diagram above doesn't change immediately after the rising edge of the clock. Like logic gates, registers also have a delay associated with them before their output will reflect the input that was sampled. This is called the clk-to-q delay. ("Q" often indicates output).

The input the register samples has to be stable for a certain amount of time around the rising edge of the clock for the input to be sampled accurately. The amount of time before the rising edge it must be stable is called the setup time, while the time after the rising edge it must be stable is called the hold time. Hold time is included in clk-to-q delay, so clk-to-q time will always be greater than or equal to hold time.







Constant input val for this amt of time after the clock tick

Clock cycle time must be small enough that inputs to registers don't change within the hold time and large enough to account for clk-to-q times, setup times, and combinational logic delays.


2.1 For the following 2 circuits, fill out the timing diagram. The clock period (rising edge to rising edge) is 10ns. For every register, clk-to-q delay is 1ns and setup/hold time are 0ns. There is no delay associated with a NOT gate.

Waveform Diagram

1) draw rising edge lines of clock




2.2 In the circuit below, RegA and RegB have setup, hold, and clk-to-q times of 4ns, all logic gates have a delay of 5ns, and RegC has a setup time of 6ns. What is the maximum allowable hold time for RegC? What is the minimum acceptable clock cycle time for this circuit, and clock frequency does it correspond to?



after cycle, value must stay constant for hold time
fastest time input changes

$$5 + 5 + 4 = 14ns = \text{max hold}$$


Critical path
Clock: finish everything in 1 cycle clock time
 $4ns + (5ns) \cdot 3 + 6ns = 25ns$




3 Finite State Machines

Automatons are machines that receive input and use various states to produce output. A finite state machine is a type of simple automaton where the next state and output depend only on the current state and input. Each state is represented by a circle, and every proper finite state machine has a starting state, signified either with the label "Start" or a single arrow leading into it. Each transition between states is labeled [input]/[output].

3.1 What pattern in a bitstring does the FSM below detect? What would it output for the input bitstring "011001001110"?



3.2 Fill in the following FSM for outputting a 1 whenever we have two repeating bits as the most recent bits, and a 0 otherwise. You may not need all states.



3.3 Write an FSM that will output a 1 if it recognizes the regex pattern {10+1}.