
Tuesday, November 27, 2018 11:08 AM



Each stored row of the page table is called a **page table entry**. The page table is stored in memory: the OS sets a register telling the hardware the address of the first entry of the page table. The processor updates the "dirty" bit in the page table which lets the OS to know whether updating a page on disk is necessary. Each process gets its own page table.

 $\mbox{\bf Protection Fault} \mbox{ The page table entry for a virtual page has permission bits that} \\ \mbox{ prohibit the requested operation.}$


Page Fault The page table entry for a virtual page has its valid bit set to false.

The entry is not in memory.

Page ta UIT like cache

A cache for the page table. Each block is a single page table entry. If an entry is not in the TLB, it's a TLB miss. Assuming fully associative:

	TLB Valid	Tag (VPN)	Page Table Entry		
			Page Dirty	Permission Bits	PPN
	— TLB entry — — TLB entry —				



What are three specific benefits of using virtual memory?


| Illusion of 60 and of memory


| Consistent adds space 3) Security


 $\fbox{ 1.2]}$ What should happen to the TLB when a new value is loaded into the page table address register?


flush: invalidate all entires


TLB with LRU replacement (the LRU field is 3 bits and encodes the order in which pages were accessed, 0 being the most recent). At some time instant, the TLB for the current process is the initial state given in the table below. Assume that all current page table entries are in the initial TLB. Assume also that all pages can be read from and written to. Fill in the final state of the TLB according to the access pattern below.











VPN PPN Valid Dirty LRU